


SP705-708/813L/813M

Low Power Microprocessor Supervisory Circuits

- Precision Voltage Monitor: SP705/707/813L at 4.65V SP706/708/813M at 4.40V
- RESET Pulse Width 200ms
- Independent Watchdog Timer 1.6s Timeout (SP705/706/813L/813M)
- 60∞A Maximum Supply Current
- Debounced TTL/CMOS Manual Reset Input
- RESET Asserted Down to V_{cc} = 1V
- Voltage Monitor for Power Failure or Low Battery Warning







The SP705-708/813L/813M series is a family of microprocessor (α P) supervisory circuits that integrate myriad components involved in discrete solutions which monitor power-supply and battery in α P and digital systems. The SP705-708/813L/813M series will significantly improve system reliability and operational efficiency when compared to solutions obtained with discrete components. The features of the SP705-708/813L/813M series include a watchdog timer, a α P reset, a Power Fail Comparator, and a manual-reset input. The SP705-708/813L/813M series is ideal for applications in automotive systems, computers, controllers, and intelligent instruments. The SP705-708/813L/813M series is an ideal solution for systems in which critical monitoring of the power supply to the α P and related digital components is demanded.

Part Number	RESET Threshold	RESET Active	Manual RESET	Watchdog	PFI Accuracy
SP705	4.65 V	LOW	YES	YES	4%
SP706	4.40 V	LOW	YES	YES	4%
SP707	4.65 V	LOW and HIGH	YES	NO	4%
SP708	4.40 V	LOW and HIGH	YES	NO	4%
SP813L	4.65 V	HIGH	YES	YES	4%
SP813M	4.40V	HIGH	YES	YES	4%



ABSOLUTE MAXIMUM RATINGS

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability and cause permanent damage to the device.

V _{cc}	0.3V to +6.0V
All Other Inputs (Note 1)0.3\	v to (Vcc+0.3V
Input Current:	
V	20mA
V _{cc}	20mA
Output Current (all outputs)	20mA
ESD Rating	4KV

Continuous Power Dissipation
Plastic DIP (derate 9.09mW/°C above +70°C) 727mW
SO (derate 5.88mW/°C above +70°C) 471mW
Mini SO (derate 4.10mW/°C above +70°C) 330mW
Storage Temperature Range -65°C to +160°C
Lead Temperature (soldering, 10s) +300°C

SPECIFICATIONS

 $V_{\rm CC}$ = 4.75V to 5.50V for SP705/707/813L, $V_{\rm CC}$ = 4.50V to 5.50V for SP706/708/813M, $T_{\rm A}$ = $T_{\rm MIN}$ to $T_{\rm MAX}$, unless otherwise noted, typical at 25°C.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Operating Voltage Range, V _{CC}	1.0		5.5	V	
Supply Current, I _{SUPPLY}		40	60	αA	MR=V _{cc} or Floating, WDI Floating
Reset Threshold	4.50 4.25	4.65 4.40	4.75 4.50	V	SP705, SP707, SP813L, Note 2 SP706, SP708, SP813M, Note 2
Reset Threshold Hysteresis		40		mV	Note 2
Reset Pulse Width, t _{RS}	140	200	280	ms	Note 2
RESET Output Voltage	V _{cc} -1.5 0.8		0.40 0.30	V	Note 2 $I_{SOURCE} = 800 \text{ MA}$ $I_{SOURCE} = 4 \text{ MA}, V_{CC} = 1.1 \text{ V}$ $I_{SINK} = 3.2 \text{ mA}$ $V_{CC} = 1 \text{ V}, I_{SINK} = 50 \text{ MA}$
Watchdog Timeout Period, t _{wp}	1.00	1.60	2.25	S	SP705, SP706, SP813L, SP813M
WDI Pulse Width, t _{wp}	50			ns	V _{IL} = 0.4V, V _{IH} = 0.8XV _{CC}
WDI Input Threshold, LOW HIGH	3.5		0.8	V	SP705, SP706, SP813L, SP813M V _{cc} = 5V
WDI Input Current	-75	30 -20	75	αA	SP705, SP706, SP813L, SP813M WDI = V _{cc} SP705, SP706, SP813L, SP813M
	-73	-20			WDI = 0V

SPECIFICATIONS

 $V_{\text{CC}} = 4.75 \text{V to } 5.50 \text{V for SP705/707/813L,813M}, V_{\text{CC}} = 4.50 \text{V to } 5.50 \text{V for SP706/708}, T_{\text{A}} = T_{\text{MIN}} \text{ to } T_{\text{MAX}}, \text{ unless otherwise noted, typical at } 25^{\circ}\text{C}.$

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
WDO Output Voltage	V _{cc} -1.5		0.40	V	I _{SOURCE} =800∝A I _{SINK} =3.2mA
MR Pull-Up Current	100	250	600	αA	MR = 0V
MR Pulse Width, t _{MR}	150			ns	
MR Input Threshold LOW HIGH	2.0		0.8	V	
MR to Reset Out Delay, t _{MD}			250	ns	Note 2
PFI Input Threshold	1.20	1.25	1.30	V	V _{cc} = 5V
PFI Input Current	-25.00	0.01	25.00	nA	
PFO Output Voltage	V _{cc} -1.5		0.4	V	I _{SOURCE} = 800∞A I _{SINK} = 3.2mA

Note 1: The input voltage limits on PFI and \overline{MR} can be exceeded if the input current is less than 10mA. **Note 2:** Applies to both \overline{RESET} in the SP705-SP708 and RESET in the SP707/708/813L/813M.




Figure 1. Pinouts

		PIN DESCRIPTION						
NAME	FUNCTION	SP70	5/706	SP707/708		SP813L/813M		
		DIP/ SOIC	μSOIC	DIP/ SOIC	μSOIC	DIP/ SOIC	μSOIC	
MR	Manual Reset - This input triggers a reset pulse when pulled below 0.8V. This active-LOW input has an internal 250∞A pull-up current. It can be driven from a TTL or CMOS logic line or shorted to ground with a switch	1	3	1	3	1	3	
V _{cc}	+5V power supply	2	4	2	4	2	4	
GND	Ground reference for all signals	3	5	3	5	3	5	
PFI	Power-Fail Input - When this voltage monitor input is less than 1.25V, PFO goes LOW. Connect PFI to ground or V _{cc} when not in use.	4	6	4	6	4	6	
PFO	Power-Fail Output - This output is HIGH until PFI is less than 1.25V.	5	7	5	7	5	7	
WDI	Watchdog Input - If this input remains HIGH or LOW for 1.6s, the internal watchdog timer times out and WDO goes LOW. Floating WDI or connecting WDI to a high-impedance tri-state buffer disables the watchdog feature. The internal watchdog timer clears whenever RESET is asserted, WDI is tri-stated, or whenever WDI sees a rising or falling edge.	6	8	-	-	6	8	
N.C.	No Connect.	-	-	6	8	-	-	
RESET	Active-LOW RESET Output - This output pulses LOW for 200ms when triggered and stays LOW whenever V _{cc} is below the reset threshold (4.65V for the SP705/707/813L and 4.40V for the SP706/708). It remains LOW for 200ms after V _{cc} rises above the reset threshold or MR goes from LOW to HIGH. A watchdog timeout will not trigger RESET unless WDO is connected to MR.	7	1	7	1	-	-	
WDO	Watchdog Output - This output pulls LOW when the internal watchdog timer finishes its 1.6s count and does not go HIGH again until the watchdog is cleared. WDO also goes LOW during low-line conditions. Whenever V _{cc} is below the reset threshold, WDO stays LOW. However, unlike RESET, WDO does not have a minimum pulse width. As soon as V _{cc} is above the reset threshold, WDO goes HIGH with no delay.	8	2	-	-	8	2	
RESET	Active-HIGH RESET Output - This output is the complement of RESET. Whenever RESET is HIGH, RESET is LOW, and vice versa. Note the SP813L/813M has a reset output only.	-	-	8	2	7	1	

Table 1. Device Pin Description




Figure 2. Internal Block Diagram for the SP705/706/813L/813M




Figure 3. Internal Block Diagram for the SP707/708




Figure 4A. Power-Fail Comparator De-assertion Response Time.




Figure 5A. Power-Fail Comparator Assertion Response Time.




Figure 6A. SP705/707 RESET Output Voltage vs. Supply Voltage.




Figure 4B. Circuit for the Power-Fail Comparator Deassertion Response Time.




Figure 5B. Circuit for the Power-Fail Comparator Assertion Response Time.




Figure 6B. Circuit for the SP705/707 RESET Output Voltage vs. Supply Voltage.




Figure 7A. SP705/707 RESET Response Time




Figure 7B. Circuit for the SP705/707 \overline{RESET} Response Time




Figure 8. SP707 RESET and RESET Assertion




Figure 9. SP707 RESET and RESET De-Assertion




Figure 10. Circuit for the SP707 RESET and RESET Assertion and De-Assertion




Figure 11. SP707/708/813L/813M RESET Output Voltage vs. Supply Voltage




Figure 12. SP813L/813M RESET Response Time




Figure 13. Circuit for the SP707/708/813L/813M RESET Output Voltage vs. Supply Voltage and the SP813L/813M RESET Response Time

FEATURES

The SP705-708/813L/813M series provides four key functions:

- A reset output during power-up, power-down and brownout conditions.
- An independent watchdog output that goes LOW if the watchdog input has not been toggled within 1.6 seconds.
- 3. A 1.25V threshold detector for power-fail warning, low battery detection, or monitoring a power supply other than +5V.
- An active-LOW manual-reset that allows RESET to be triggered by a pushbutton switch.

The SP707/708 devices are the same as the SP705/706 devices except for the active-HIGH RESET substitution of the watchdog timer. The SP813L is the same as the SP705 except an active-HIGH RESET is provided rather than an active-LOW RESET. The SP705/707/813L devices generate a reset when the supply voltage drops below 4.65V. The SP706/708/813M devices generate a reset below 4.40V.

The SP705-708/813L/813M series is ideally suited for applications in automotive systems, intelligent instruments, and battery-powered computers and controllers. The SP705-708/813L/813M series is ideally applied in environments where monitoring of power supply to a \propto P and its related components is critical.

THEORY OF OPERATION

The SP705-708/813L/813M series is a microprocessor (∞P) supervisory circuit that monitors the power supplied to digital circuits such as microprocessors, microcontrollers, or memory. The series is an ideal solution for portable, battery-powered equipment that requires power supply monitoring. Implementing this series will reduce the number of components and overall complexity. The watchdog functions of this product family will continuously oversee the operational status of a system. The operational features and benefits of the SP705-708/813L/813M series are described in more detail below.

RESET Output

A microprocessor's reset input starts the αP in a known state. The SP705-708/813L/813M series asserts reset during power-up and prevents code execution errors during power-down or brownout conditions.

On power-up, once V_{CC} reaches $1V, \overline{RESET}$ is a guaranteed logic LOW of 0.4V or less. As V_{CC} rises, \overline{RESET} stays LOW. When V_{CC} rises above the reset threshold, an internal timer releases \overline{RESET} after 200ms. \overline{RESET} pulses LOW whenever V_{CC} dips below the reset threshold, such as in a brownout condition. When a brownout condition occurs in the middle of a previously initiated reset pulse, the pulse continues for at least another 140ms. On power-down, once V_{CC} falls below the reset threshold, \overline{RESET} stays LOW and is guaranteed to be 0.4V or less until V_{CC} drops below 1V.

The SP707/708/813L/813M active-HIGH RESET output is simply the complement of the RESET output and is guaranteed to be valid with V_{CC} down to 1.1V. Some \propto Ps, such as Intel's 80C51, require an active-HIGH reset pulse.

Watchdog Timer

The SP705/706/813L/813M watchdog circuit monitors the ∞P's activity. If the ∞P does not toggle the watchdog input (WDI) within 1.6 seconds and WDI is not tri-stated, WDO goes LOW. As long as RESET is asserted or the WDI input is tri-stated, the watchdog timer will stay cleared and will not count. As soon as RESET is released and WDI is driven HIGH or LOW, the timer will start counting. Pulses as short as 50ns can be detected.




Figure 14. SP705/706/813L/813M Watchdog Timing Waveforms

Typically, \overline{WDO} will be connected to the non-maskable interrupt input (NMI) of a $\propto P$. When V_{CC} drops below the reset threshold, \overline{WDO} will go LOW whether or not the watchdog timer has timed out. Normally this would trigger an NMI but \overline{RESET} goes LOW simultaneously, and thus overrides the NMI.

If WDI is left unconnected, WDO can be used as a low-line output. Since floating WDI disables the internal timer, WDO goes LOW only when $V_{\rm CC}$ falls below the reset threshold, thus functioning as a low-line output.




Figure 15. SP705/706 Timing Diagrams with WDI Tri-stated. The SP707/708/813L/813M RESET Output is the Inverse of the \overline{RESET} Waveform Shown.

Power-Fail Comparator

The power-fail comparator can be used for various purposes because its output and noninverting input are not internally connected. The inverting input is internally connected to a 1.25V reference.

To build an early-warning circuit for power failure, connect the PFI pin to a voltage divider as shown in *Figure 16*. Choose the voltage divider ratio so that the voltage at PFI falls below $1.25 \mathrm{V}$ just before the $+5 \mathrm{V}$ regulator drops out. Use $\overline{\mathrm{PFO}}$ to interrupt the $\propto \mathrm{P}$ so it can prepare for an orderly power-down.

Manual Reset

The manual-reset input (MR) allows RESET to be triggered by a pushbutton switch. The switch is effectively debounced by the 140ms minimum RESET pulse width. MR is TTL/CMOS logic compatible, so it can be driven by an external logic line. MR can be used to force a watchdog timeout to generate a RESET pulse in the SP705/706/813L/813M. Simply connect WDO to MR.

Regulated +5V Power Supply Unregulated DC Power Supply Vcc 0.1∝F R₁ RESET RESE1 αP Sipex PFI INTERRUPT PF(PF I/O LINE R_2 SP705 SP706 WDC NMI MR SP8131 SP813M GND GND **PUSHBUTTON** SWITCH

Figure 16. Typical Operating Circuit

Ensuring a Valid RESET Output Down to $V_{CC} = 0V$

When V_{CC} falls below 1V, the SP705/706/707/708 \overline{RESET} output no longer sinks current, it becomes an open circuit. High-impedance CMOS logic inputs can drift to undetermined voltages if left undriven. If a pull-down resistor is added to the \overline{RESET} pin, any stray charge or leakage currents will be shunted to ground, holding \overline{RESET} LOW. The resistor value is not critical. It should be about $100K\Omega$, large enough not to load \overline{RESET} and small enough to pull \overline{RESET} to ground.

Monitoring Voltages Other Than the Unregulated DC Input

Monitor voltages other than the unregulated DC by connecting a voltage divider to PFI and adjusting the ratio appropriately. If required, add hysteresis by connecting a resistor (with a value approximately 10 times the sum of the two resistors in the potential divider network) between PFI and PFO. A capacitor between PFI and GND will reduce the power-fail circuit's




Figure 17. Monitoring Both +5V and +12V Power Supplies

sensitivity to high-frequency noise on the line being monitored. RESET can be used to monitor voltages other than the +5V V_{CC} line. Connect PFO to MR to initiate a RESET pulse when PFI drops below 1.25V. Figure 17 shows the SP705/706/707/708 configured to assert RESET when the +5V supply falls below the RESET threshold, or when the +12V supply falls below approximately 11V.

Monitoring a Negative Voltage Supply

The power-fail comparator can also monitor a negative supply rail, shown in *Figure 18*. When the negative rail is good (a negative voltage of large magnitude), \overline{PFO} is LOW. By adding the resistors and transistor as shown, a HIGH \overline{PFO} triggers RESET. As long as \overline{PFO} remains HIGH, the $\overline{SP705-708/813L/813M}$ will keep RESET asserted (where \overline{RESET} = LOW and \overline{RESET} = HIGH). Note that this circuit's accuracy depends on the PFI threshold tolerance, the V_{CC} line, and the resistors.

Interfacing to mPs with Bidirectional RESET Pins

 ∞ Ps with bidirectional RESET pins, such as the Motorola 68HC11 series, can contend with the SP705/706/707/708 RESET output. If, for example, the RESET output is driven HIGH and the ∞ P wants to pull it LOW, indeterminate logic levels may result. To correct this, connect a 4.7KΩ resistor between the RESET output and the ∞ P reset I/O, as shown if *Figure 19*. Buffer the RESET output to other system components.




Figure 18. Monitoring a Negative Voltage Supply




Figure 19. Interfacing to Microprocessors with Bidirectional RESET I/O for the SP705/706/707/708




Figure 20. Supply Current vs. Temperature

Applications

The SP705-708/813L/813M series offers unmatched performance and the lowest power consumption for these industry standard devices. Refer to *Figures 20* and *21* for supply current performance characteristics rated against temperature and supply voltages.

Table 2 shows how the SP705-708/813L/813M series can be used instead of the Dallas Semiconductor DS1232LP/LPS. Table 2 illustrates to a designer the advantages and tradeoffs of the SP705-708/813L/813M series compared to the Dallas Semiconductor device. While the names of the pin descriptions may differ, the functions are the same or very similar.




Figure 21. Supply Current vs. Supply Voltage

Unlike the DS1232, the SP705-708/813L/813M series has a separate watchdog output pin WDO which can be simply connected to the MR input to generate a Reset signal. The DS1232 has pin selectable features, while the SP705-708/813L/ 813M series has more fixed functions of reset threshold and watchdog time-out delay. For most applications, the fixed functions will be preferred, with the benefit of reduced cost due to a less complex part. In addition, the SP705-708/ 813L/813M series has a power fail input and output function not available with the DS1232 that is useful for monitoring systems with unregulated supply voltages. The SP705-708/ 813L/813M series is available in one of the industry's smallest space-saving package sizes, the ∝SOIC.

	Dallas DS1232LP/LPS		Sipex Alternative Part Number				
Function	Pin Number Pin		Sipex Part	Pin N	umber		
	DIP or SOIC	Description	Number	DIP or SOIC	μSOIC	Pin Description	
Manual Reset	1	PBRST	SP705-708/ 813L/813M	1	3	MR	
WDI Time Delay Set	2	TD	SP705-708/ 813L/813M	N/A		1.6sec by design	
V _{cc} Trip 4.6V	3	TOL=GND	SP705/707/ 813 L	N/A	N/A	4.6V by design	
V _{cc} Trip 4.4V	3	TOL=V _{cc}	SP706/708/ 813M	N/A	N/A	4.4V by design	
Ground	4	GND	SP705-708/ 813L/813M	3	5	GND	
Reset Active HIGH	5	RST	SP707/708	8	2	RESET	
Reset Active HIGH	5	RST	SP813L/813M	7	1	RESET	
Reset Active LOW	6	RST	SP705-708	7	1	RESET	
Watchdog Input	7	ST (H to L)	SP705/706/ 813L/813M	6	8	WDI (any trans.)	
Voltage Input	8	V _{cc}	SP705-708/ 813L/813M	2	4	V _{cc}	
Power Fail Input	N/A	N/A	SP705-708/ 813L/813M	4	6	PFI	
Power Fail Output	N/A	N/A	SP705-708/ 813L/813M	5	7	PFO	
Watchdog Output	N/A	N/A	SP705/706/ 813L/813M	8	2	WDO	

Table 2. Device Overview on Dallas Semiconductor

