

DUAL N-CHANNEL AND DUAL P-CHANNEL MATCHED MOSFET PAIR

GENERAL DESCRIPTION

The ALD1103 is a monolithic dual N-channel and dual P-channel matched transistor pair intended for a broad range of analog applications. These enhancement-mode transistors are manufactured with Advanced Linear Devices' enhanced ACMOS silicon gate CMOS process. It consists of an ALD1101 N-channel MOSFET pair and an ALD1102 P-channel MOSFET pair in one package.

The ALD1103 offers high input impedance and negative current temperature coefficient. The transistor pair is matched for minimum offset voltage and differential thermal response, and it is designed for precision signal switching and amplifying applications in +2V to +12V systems where low input bias current, low input capacitance and fast switching speed are desired. Since these are MOSFET devices, they feature very large (almost infinite) current gain in a low frequency, or near DC, operating environment. When used in pairs, a dual CMOS analog switch can be constructed. In addition, the ALD1103 is intended as a building block for differential amplifier input stages, transmission gates, and multiplexer applications.

The ALD1103 is suitable for use in precision applications which require very high current gain, beta, such as current mirrors and current sources. The high input impedance and the high DC current gain of the Field Effect Transistors result in extremely low current loss through the control gate. The DC current gain is limited by the gate input leakage current, which is specified at 50pA at room temperature. For example, DC beta of the device at a drain current of 5mA at 25°C is = 5mA/50pA = 100,000,000.

FEATURES

- Thermal tracking between N-channel and P-channel pairs
- Low threshold voltage of 0.7V for both N-channel & P-channel MOSFETS
- Low input capacitance
- Low V_{os} -- 10mV
- High input impedance -- 10^{13} Ω typical
- Low input and output leakage currents
- Negative current (I_{DS}) temperature coefficient
- Enhancement mode (normally off)
- DC current gain 10^9
- Matched N-channel and matched P-channel in one package
- RoHS compliant

ORDERING INFORMATION ("L" suffix denotes lead-free (RoHS))


Operating Temperature Range*		
0°C to +70°C		
14-Pin Small Outline Package (SOIC)	14-Pin Plastic Dip Package	14-Pin CERDIP Package
ALD1103SBL	ALD1103PBL	ALD1103DB

* Contact factory for leaded (non-RoHS) or high temperature versions.


APPLICATIONS

- Precision current mirrors
- Complementary push-pull linear drives
- Analog switches
- Choppers
- Differential amplifier input stage
- Voltage comparator
- Data converters
- Sample and Hold
- Analog inverter
- Precision matched current sources

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Drain-source voltage, VDS		10.6V
Gate-source voltage, VGS		10.6V
Power dissipation		500mW
Operating temperature range SBL, PBL packages		0°C to +70°C
DB package		-55°C to +125°C
Storage temperature range		-65°C to +150°C
Lead temperature, 10 seconds		+260°C

CAUTION: ESD Sensitive Device. Use static control procedures in ESD controlled environment.


OPERATING ELECTRICAL CHARACTERISTICS

TA = 25°C unless otherwise specified


Parameter	Symbol	N - Channel			Unit	Test Conditions	P - Channel			Unit	Test Conditions
		Min	Typ	Max			Min	Typ	Max		
Gate Threshold Voltage	V _T	0.4	U./	1.0	V	IDS = 10µA VGS = VDS	-0.4	-U./	-1.2	V	IDS = -10µA VGS = VDS
Offset Voltage VGS1 - VGS2	V _{OS}			1U	mv	IDS = 100µA VGS = VDS			1U	mv	IDS = -100µA VGS = VDS
Gate Threshold Temperature Drift	T _{CVT}		-1.2		mV/°C			-1.3		mV/°C	
On Drain Current	I _{DS} (ON)	25	40		mA	VGS = VDS = 5V	-8	-16		mA	VGS = VDS = -5V
Trans.-conductance	G _S	5	10		mmho	VDS = 5V I _{DS} = 10mA	2	4		mmho	VDS = -5V I _{DS} = -10mA
Mismatch	G _{fS}		0.5		%			0.5		%	
Output Conductance	G _O S	200			µmho	VDS = 5V IDS = 10mA	500			µmho	VDS = -5V IDS = -10mA
Drain Source ON Resistance	R _{DS} (ON)		50	/5		VDS = 0.1V VGS = 5V		180	2/0		VDS = -0.1V VGS = -5V
Drain Source ON Resistance Mismatch	R _{DS} (ON)		0.5		%	VDS = 0.1V VGS = 5V		0.5		%	VDS = -0.1V VGS = -5V
Drain Source Breakdown Voltage	BVDSS	12			V	IDS = 10µA VGS = 0V	-12			V	IDS = -10µA VGS = 0V
Off Drain Current	I _{DS} (OFF)		0.1	44	nA µA	VDS = 12V I _{GS} = 0V TA = 125°C		0.1	44	nA µA	VDS = -12V VGS = 0V TA = 125°C
Gate Leakage Current	I _{GSS}		1	50 10	pA nA	VDS = 0V VGS = 12V TA = 125°C		1	50 10	pA nA	VDS = 0V VGS = -12V TA = 125°C
Input Capacitance	C _{ISS}		6	10	pF			6	10	pF	

TYPICAL P-CHANNEL PERFORMANCE CHARACTERISTICS


OUTPUT CHARACTERISTICS




LOW VOLTAGE OUTPUT CHARACTERISTICS




FORWARD TRANSCONDUCTANCE vs. DRAIN - SOURCE VOLTAGE




TRANSFER CHARACTERISTIC WITH SUBSTRATE BIAS



RDS (ON) vs. GATE - SOURCE VOLTAGE




OFF DRAIN - CURRENT vs. TEMPERATURE




TYPICAL N-CHANNEL PERFORMANCE CHARACTERISTICS


OUTPUT CHARACTERISTICS




LOW VOLTAGE OUTPUT CHARACTERISTICS




FORWARD TRANSCONDUCTANCE vs. DRAIN-SOURCE VOLTAGE




TRANSFER CHARACTERISTIC WITH SUBSTRATE BIAS



RDS (ON) vs. GATE - SOURCE VOLTAGE




OFF DRAIN - CURRENT vs. TEMPERATURE




TYPICAL APPLICATIONS


CURRENT SOURCE MIRROR




CURRENT SOURCE WITH GATE CONTROL



DIFFERENTIAL AMPLIFIER




CURRENT SOURCE MULTIPLICATION



TYPICAL APPLICATIONS (cont.)

BASIC CURRENT SOURCES


N-CHANNEL CURRENT SOURCE



Q1, Q2 : N - Channel MOSFET

$$\text{ISOURCE} = \text{ISET} = \frac{\text{V+} - \text{Vt}}{\text{RSET}} = \frac{\text{V+} - 1.0}{\text{RSET}} \quad \text{a.} \quad \frac{4}{\text{RSET}}$$

P-CHANNEL CURRENT SOURCE




Q3, Q4: P - Channel MOSFET

CASCODE CURRENT SOURCES

The circuit diagram shows a current source setup. A voltage source $V+ = +5V$ is connected to node 0. Node 0 is also connected to the non-inverting input of an operational amplifier (op-amp) U1. The inverting input of U1 is connected to node Q4. The output of U1 is connected to node Q3. Node Q3 is connected to the drain of a MOSFET M1, which has its source connected to ground. The drain of M1 is connected to node Q1. Node Q1 is connected to the inverting input of another op-amp U2. The non-inverting input of U2 is connected to node Q2. The output of U2 is connected to node Q4. Node Q2 is also connected to the drain of a MOSFET M2, whose source is connected to ground. The drain of M2 is connected to node Q2. A feedback line connects node Q1 back to the inverting input of U2. There are two horizontal dashed lines representing power rails: one at $V+$ and one at ground.

Q1, Q2, Q3, Q4: N - Channel MOSFET
(ALD1101 or ALD1103)




$$I_{SOURCE} = I_{SET} = \frac{V_+ - 2V_t}{R_{SET}} = \frac{3}{R_{SET}}$$

Q1, Q2, Q3, Q4: P - Channel MOSFET
□□ D1102 or ALD1103)

SOIC-14 PACKAGE DRAWING



14 Pin Plastic SOIC Package




Dim	Millimeters		Inches	
	Min	Max	Min	Max
A	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
b	0.35	0.45	0.014	0.018
C	0.18	0.25	0.007	0.010
D-14	8.55	8.75	0.336	0.345
E	3.50	4.05	0.140	0.160
e	1.27 BSC		0.050 BSC	
H	5.70	6.30	0.224	0.248
L	0.60	0.937	0.024	0.037
\emptyset	0°	8°	0°	8°
S	0.25	0.50	0.010	0.020

PDIP-14 PACKAGE DRAWING

14 Pin Plastic DIP Package




Dim	Millimeters		Inches	
	Min	Max	Min	Max
A	3.81	5.08	0.105	0.200
A1	0.38	1.27	0.015	0.050
A2	1.27	2.03	0.050	0.080
b	0.89	1.65	0.035	0.065
b1	0.38	0.51	0.015	0.020
c	0.20	0.30	0.008	0.012
D-14	17.27	19.30	0.680	0.760
E	5.59	7.11	0.220	0.280
E1	7.62	8.26	0.300	0.325
e	2.29	2.79	0.090	0.110
e1	7.37	7.87	0.290	0.310
L	2.79	3.81	0.110	0.150
S-14	1.02	2.03	0.040	0.080
ø	0°	15°	0°	15°



CERDIP-14 PACKAGE DRAWING

14 Pin CERDIP Package



Dim	Millimeters		Inches	
	Min	Max	Min	Max
A	3.55	5.08	0.140	0.200
A1	1.27	2.16	0.050	0.085
b	0.97	1.65	0.038	0.065
b1	0.36	0.58	0.014	0.023
C	0.20	0.38	<u>0.008</u>	0.015
D-14	--	19.94	--	0.785
E	5.59	7.87	0.220	0.310
E1	7.73	8.26	0.290	0.325
e	2.54 BSC		0.100 BSC	
e1	7.62 BSC		0.300 BSC	
L	3.81	5.08	0.150	0.200
L1	3.18	--	0.125	--
L2	0.38	1.78	0.015	0.070
S	--	2.49	--	<u>0.098</u>
Ø	0°	15°	0°	15°