

### CMOS Quad Clocked "D" Latch

High-Voltage Types (20-Volt Rating)

CD4042B types contain four latch circuits, each strobed by a common clock. Complementary buffered outputs are available from each circuit. The impedance of the n- and p-channel output devices is balanced and all outputs are electrically identical. Information present at the data input is transferred to outputs Q and  $\overline{Q}$  during the CLOCK level which is programmed by the POLARITY input. For POLARITY = 0 the transfer occurs during the 0 CLOCK level and for POLARITY = 1 the transfer occurs during the 1 CLOCK level. The outputs follow the data input providing the CLOCK and POLARITY levels defined above are present. When a CLOCK transition occurs (positive for POLARITY = 0 and negative for POLARITY = 1) the information present at the input during the CLOCK transition is retained at the outputs until an opposite **CLOCK** transition occurs.

The CD4042B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffixes), 16-lead dual-in-line plastic package (E suffix), 16-lead small-outline packages (D, DR, DT, DW, DWR, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).




Fig. 1 - Logic block diagram and truth table.


#### Features:

- Clock polarity control Q and Q outputs
- **Common clock**
- Low power TTL compatible
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1  $\mu$ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings Noise margin (over full package temperature range):

  - 1 V at VDD = 5 V
  - 2 V at V<sub>DD</sub> = 10 V 2.5 V at V<sub>DD</sub> = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices'

#### Applications:

- Buffer storage
- Holding register
- General digital logic



CD4042B Types

92CS-20756R

TERMINAL ASSIGNMENT

|   |                | DITIO                  |                        | LIMI  | TS AT | INDICA | ED TE | MPERA | TURES ( | °C)    | UNITS |
|---|----------------|------------------------|------------------------|-------|-------|--------|-------|-------|---------|--------|-------|
|   | V <sub>O</sub> | V <sub>IN</sub><br>(V) | V <sub>DD</sub><br>(V) | 55    | 40    | +85    | +125  | Min.  | +25     | Max.   |       |
|   | (V)            |                        |                        | -55   | 40    |        |       | Min.  | Түр.    | iviax. |       |
| Quiescent                                 | _              | 0,5                    | 5                      | 1     | 1     | 30     | 30    | ·     | 0.02    | 1      |       |
| Device                                    | -              | 0,10                   | 10                     | 2     | 2     | 60     | 60    | _     | 0.02    | 2      | μA    |
| Current                                   |                | 0,15                   | 15                     | 4     | 4     | 120    | 120   | -     | 0.02    | 4      |       |
| I <sub>DD</sub> Max.                      | <del>-</del> . | 0,20                   | 20                     | 20    | 20    | 600    | 600   |       | 0.04    | 20     |       |
| Output Low                                |                |                        |                        |       |       |        |       |       |         |        |       |
| (Sink)                                    | 0.4            | 0,5                    | 5                      | 0.64  | 0.61  | 0.42   | 0.36  | 0.51  | 1       |        |       |
| Current,                                  | 0.5            | 0,10                   | 10                     | 1.6   | 1.5   | 1.1    | 0.9   | 1.3   | 2.6     | · —    |       |
| IOL Min.                                  | 1.5            | 0,15                   | 15                     | 4.2   | 4     | 2.8    | 2.4   | 3.4   | 6.8     | ŀ      | mA    |
| Output High                               | 4.6            | 0,5                    | 5                      | -0.64 | -0.61 | -0.42  | -0.36 | -0.51 | -1      | _      |       |
| (Source)                                  | 2.5            | 0,5                    | 5                      | -2    | -1.8  | -1.3   | -1.15 | -1.6  | -3.2    | _      |       |
| Current,                                  | 9.5            | 0,10                   | 10                     | -1.6  | -1.5  | -1.1   | 0.9   | -1.3  | -2.6    | . —    |       |
| I <sub>OH</sub> Min.                      | 13.5           | 0,15                   | 15                     | -4.2  | -4    | -2.8   | -2.4  | -3.4  | 6.8     | · `    |       |
| Output Volt-<br>age:                      | _              | 0,5                    | 5                      |       | 0.0   | )5     |       | -     | 0       | 0.05   |       |
| Low-Level,                                |                | 0,10                   | 10                     |       | 0.0   |        |       | -     | 0       | 0.05   |       |
| VOL Max.                                  | —              | 0,15                   | 15                     |       | 0.0   | )5     |       | -     | 0       | 0.05   | v     |
| Output Volt-<br>age:                      | _              | 0,5                    | 5                      |       | 4.9   | 95     |       | 4.95  | 5       | _      |       |
| High-Level,                               | _              | 0,10                   | 10                     |       | 9.9   | 95     |       | 9.95  | 10      | -      |       |
| V <sub>OH</sub> Min.                      | -              | 0,15                   | 15                     |       | 14.   | 95     |       | 14.95 | 15      |        |       |
| Input Low                                 | 0.5,4.5        |                        | 5                      |       | 1.    |        |       | · _   | _       | 1.5    |       |
| Voltage,                                  | 1,9            |                        | 10                     |       |       |        | · · · | · _   |         | 3      |       |
| V <sub>IL</sub> Max.                      | 1.5,13.5       | -                      | 15                     |       | 4     | l i    |       | -     | -       | 4      | v     |
| Input High                                | 0.5,4.5        | _                      | 5                      |       |       | 5      |       | 3.5   | _       | -      |       |
| Voltage,                                  | 1,9            |                        | 10                     |       | 1     |        |       | 7     |         |        |       |
| VIH Min.                                  | 1.5,13.5       | -                      | 15                     |       | 1     | 1      |       | 11    | -       | -      |       |
| Input<br>Current,<br>I <sub>IN</sub> Max. | _              | 0,18                   | 18                     | ±0.1  | ±0.1  | ±1     | ±1    | -     | ±10-5   | ±0.1   | μΑ    |

#### **STATIC ELECTRICAL CHARACTERISTICS**

| MAXIMUM RATINGS, Absolute-Maximum Values:  |                                      |
|--|--------------------------------------|
| DC SUPPLY-VOLTAGE RANGE, (VDD)   |                                      |
| Voltages referenced to V <sub>SS</sub> Terminal)   |                                      |
| INPUT VOLTAGE RANGE, ALL INPUTS  |                                      |
| DC INPUT CURRENT, ANY ONE INPUT  |                                      |
| POWER DISSIPATION PER PACKAGE (PD):  |                                      |
| For $T_A = -55^{\circ}C$ to $+100^{\circ}C$  |                                      |
|  |                                      |
| For T <sub>A</sub> = +100°C to +125°C<br>DEVICE DISSIPATION PER OUTPUT TRANSISTOR  | Derate Linearity at 12mW/°C to 200mW |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR   |                                      |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR<br>FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package                                     | Types)                               |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR<br>FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package<br>OPERATING-TEMPERATURE RANGE (TA) | Types)                               |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR<br>FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package                                     | Types)                               |







Fig. 2 – Typical output low (sink) current characteristics.

RECOMMENDED OPERATING CONDITIONS at  $T_A = 25^{\circ}C$ , Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


| CHARACTERISTIC   | VDD           | LIN              | UNITS                  |    |
|--|---------------|------------------|------------------------|----|
|  | (V)           | Min.             | Max.                   | 1  |
| Supply-Voltage Range<br>(For TA=Full Package<br>Temperature Range) | -             | 3                | 18                     | v  |
| Clock Pulse Width, tw  | 5<br>10<br>15 | 200<br>100<br>60 | -<br>-<br>-            | ns |
| Setup Time, t <sub>S</sub>   | 5<br>10<br>15 | 50<br>30<br>25   |                        | ns |
| Hold Time, t <sub>H</sub>  | 5<br>10<br>15 | 120<br>60<br>50  | -<br><br>-             | ns |
| Clock Rise or Fall<br>Time: t <sub>r</sub> , t <sub>f</sub>        | 5,10<br>15    |                  | e or fall<br>ensitive. | μS |








g. 3 — Minimum butput low (sink) current characteristics.





3


COMMERCIAL CMOS HIGH VOLTAGE ICs


#### CD4042B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^{\circ}C$ ; input  $t_r$ ,  $t_f = 20$  ns,  $C_L = 50$  pF,

R<sub>L</sub> = 200 KΩ

| CHARACTERISTIC                        | VDD  | LIM     | IITS      | UNITS |
|---------------------------------------|------|---------|-----------|-------|
|                                       | (V)  | Тур.    | Max.      | 1     |
| Propagation Delay                     | 5    | 110     | 220       | 1     |
| Time: tpHL , tpLH                     | 10   | 55      | 110       | ns    |
| Data In to Q                          | 15   | 40      | 80        |       |
|                                       | 5    | 150     | 300       |       |
| Data In to Q                          | 10   | 75      | 150       | ns    |
|                                       | 15   | 50      | 100       |       |
|                                       | 5    | 225     | 450       | _     |
| Clock to Q                            | 10   | 100     | 200       | ns    |
|                                       | 15   | 80      | 160       |       |
|                                       | 5    | 250     | 500       |       |
| Clock to Q                            | 10   | 115     | 230       | ns    |
|                                       | 15   | 90      | 180       |       |
| Transition                            | 5    | 100     | 200       |       |
| Time : tTHL, tTLH                     | 10   | 50      | 100       | ns    |
|                                       | 15   | 40      | 80        |       |
| Minimum Clock                         | 5    | 100     | 200       |       |
| Pulse Width, tw                       | 10   | 50      | 100       | ns    |
|                                       | 15   | 30      | 60        |       |
|                                       | 5    | 60      | 120       |       |
| Minimum Hold Time, tH                 | 10   | 30      | 60        | ns    |
|                                       | 15   | 25      | 50        |       |
| Minimum Setup                         | 5    | 0       | 50        |       |
| Time, t <sub>S</sub>                  | 10   | 0       | 30        | ns    |
| rine, iS                              | 15   | 0       | 25        |       |
| Clock Input Rise or Fall              | 5,10 | Not ris | e or fall |       |
| Time: t <sub>r</sub> , t <sub>f</sub> | 15   | time se | nsitive.  | μS    |
| Input Capacitance, C <sub>IN</sub>    |      | _       |           |       |
| Polarity Input                        | -    | 5       | 7.5       | pF    |
| All Other Inputs                      |      | 7.5     | 15        | pF    |





load capacitance-clock to  $\overline{Q}$ .




Fig. 11 — Typical transition time vs. load capacitance.






Fig. 14 - Input voltage test circuit.




 IPHL.
 <th


2. FOR NEGATIVE CLOCK EDGE, INPUT DATA IS LATCHED WHEN POLARITY IS HIGH. 92CS-27630

Fig. 12 - Dynamic test parameters.













Fig. 15 – Input current test circuit.

#### **Chip Dimensions and Pad Layout**



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

.

1. S. 1. S.

North States (States)

11-Nov-2009

#### **PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package<br>Type | Package<br>Drawing | Pins | Package<br>Qty | e Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| CD4042BD         | ACTIVE                | SOIC            | D                  | 16   | 40             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BDE4       | ACTIVE                | SOIC            | D                  | 16   | 40             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BDG4       | ACTIVE                | SOIC            | D                  | 16   | 40             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BDR        | ACTIVE                | SOIC            | D                  | 16   | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BDRE4      | ACTIVE                | SOIC            | D                  | 16   | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BDRG4      | ACTIVE                | SOIC            | D                  | 16   | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BDT        | ACTIVE                | SOIC            | D                  | 16   | 250            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BDTE4      | ACTIVE                | SOIC            | D                  | 16   | 250            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BDTG4      | ACTIVE                | SOIC            | D                  | 16   | 250            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BDW        | ACTIVE                | SOIC            | DW                 | 16   | 40             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BDWE4      | ACTIVE                | SOIC            | DW                 | 16   | 40             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BDWG4      | ACTIVE                | SOIC            | DW                 | 16   | 40             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BE         | ACTIVE                | PDIP            | N                  | 16   | 25             | Pb-Free<br>(RoHS)         | CU NIPDAU        | N / A for Pkg Type           |
| CD4042BEE4       | ACTIVE                | PDIP            | Ν                  | 16   | 25             | Pb-Free<br>(RoHS)         | CU NIPDAU        | N / A for Pkg Type           |
| CD4042BF         | ACTIVE                | CDIP            | J                  | 16   | 1              | TBD                       | A42              | N / A for Pkg Type           |
| CD4042BF3A       | ACTIVE                | CDIP            | J                  | 16   | 1              | TBD                       | A42              | N / A for Pkg Type           |
| CD4042BF3AS2329  | OBSOLETE              | CDIP            | J                  | 16   |                | TBD                       | Call TI          | Call TI                      |
| CD4042BF3AS2534  | OBSOLETE              | CDIP            | J                  | 16   |                | TBD                       | Call TI          | Call TI                      |
| CD4042BM         | OBSOLETE              | SOIC            | D                  | 16   |                | TBD                       | Call TI          | Call TI                      |
| CD4042BNSR       | ACTIVE                | SO              | NS                 | 16   | 2000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BNSRE4     | ACTIVE                | SO              | NS                 | 16   | 2000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BNSRG4     | ACTIVE                | SO              | NS                 | 16   | 2000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BPW        | ACTIVE                | TSSOP           | PW                 | 16   | 90             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BPWE4      | ACTIVE                | TSSOP           | PW                 | 16   | 90             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| CD4042BPWG4      | ACTIVE                | TSSOP           | PW                 | 16   | 90             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.





NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| CD4042BDR                   | SOIC            | D                  | 16 | 2500 | 330.0                    | 16.4                     | 6.5        | 10.3       | 2.1        | 8.0        | 16.0      | Q1               |
| CD4042BNSR                  | SO              | NS                 | 16 | 2000 | 330.0                    | 16.4                     | 8.2        | 10.5       | 2.5        | 12.0       | 16.0      | Q1               |

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

29-Jul-2009



\*All dimensions are nominal

| Device     | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD4042BDR  | SOIC         | D               | 16   | 2500 | 333.2       | 345.9      | 28.6        |
| CD4042BNSR | SO           | NS              | 16   | 2000 | 346.0       | 346.0      | 33.0        |

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

## PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



D(R-PDSO-G16)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.





#### PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)     | Lead finish/<br>Ball material | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|---------------------|-------------------------------|----------------------|--------------|-------------------------|---------|
|                  |               |              |                    |      |                |                     | (6)                           |                      |              |                         |         |
| CD4042BDR        | ACTIVE        | SOIC         | D                  | 16   | 2500           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM   | -55 to 125   | CD4042BM                | Samples |
| CD4042BDRG4      | ACTIVE        | SOIC         | D                  | 16   | 2500           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM   | -55 to 125   | CD4042BM                | Samples |
| CD4042BDW        | ACTIVE        | SOIC         | DW                 | 16   | 40             | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM   | -55 to 125   | CD4042BM                | Samples |
| CD4042BE         | ACTIVE        | PDIP         | Ν                  | 16   | 25             | RoHS & Green        | NIPDAU                        | N / A for Pkg Type   | -55 to 125   | CD4042BE                | Samples |
| CD4042BEE4       | ACTIVE        | PDIP         | Ν                  | 16   | 25             | RoHS & Green        | NIPDAU                        | N / A for Pkg Type   | -55 to 125   | CD4042BE                | Samples |
| CD4042BF         | ACTIVE        | CDIP         | J                  | 16   | 1              | Non-RoHS<br>& Green | SNPB                          | N / A for Pkg Type   | -55 to 125   | CD4042BF                | Samples |
| CD4042BF3A       | ACTIVE        | CDIP         | J                  | 16   | 1              | Non-RoHS<br>& Green | SNPB                          | N / A for Pkg Type   | -55 to 125   | CD4042BF3A              | Samples |
| CD4042BNSR       | ACTIVE        | SO           | NS                 | 16   | 2000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM   | -55 to 125   | CD4042B                 | Samples |
| CD4042BPW        | ACTIVE        | TSSOP        | PW                 | 16   | 90             | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM   | -55 to 125   | CM042B                  | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



## PACKAGE OPTION ADDENDUM

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4042B, CD4042B-MIL :

• Catalog : CD4042B

• Military : CD4042B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All | dimensions are nominal |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|------|------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
|      | Device                 | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|      | CD4042BDR              | SOIC            | D                  | 16 | 2500 | 330.0                    | 16.4                     | 6.5        | 10.3       | 2.1        | 8.0        | 16.0      | Q1               |
|      | CD4042BNSR             | SO              | NS                 | 16 | 2000 | 330.0                    | 16.4                     | 8.2        | 10.5       | 2.5        | 12.0       | 16.0      | Q1               |



## PACKAGE MATERIALS INFORMATION

12-May-2023



\*All dimensions are nominal

| Device     | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD4042BDR  | SOIC         | D               | 16   | 2500 | 340.5       | 336.1      | 32.0        |
| CD4042BNSR | SO           | NS              | 16   | 2000 | 356.0       | 356.0      | 35.0        |

#### TEXAS INSTRUMENTS

www.ti.com

12-May-2023

#### TUBE



### - B - Alignment groove width

#### \*All dimensions are nominal

| Device     | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| CD4042BDW  | DW           | SOIC         | 16   | 40  | 506.98 | 12.7   | 4826   | 6.6    |
| CD4042BE   | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |
| CD4042BE   | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |
| CD4042BEE4 | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |
| CD4042BEE4 | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |
| CD4042BPW  | PW           | TSSOP        | 16   | 90  | 530    | 10.2   | 3600   | 3.5    |

# **NS0016A**



## **PACKAGE OUTLINE**

SOP - 2.00 mm max height

SOP



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



# NS0016A

# **EXAMPLE BOARD LAYOUT**

### SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# NS0016A

# **EXAMPLE STENCIL DESIGN**

### SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# **PW0016A**



## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0016A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0016A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## **DW 16**

# **GENERIC PACKAGE VIEW**

### SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

7.5 x 10.3, 1.27 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **DW0016A**



## **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



# DW0016A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0016A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated